

This is not an ADB material. The views expressed in this document are the views of the author/s and/or their organizations and do not necessarily reflect the views or policies of the Asian Development Bank, or its Board of Governors, or the governments they represent. ADB does not guarantee the accuracy and/or completeness of the material's contents, and accepts no responsibility for any direct or indirect consequence of their use or reliance, whether wholly or partially. Please feel free to contact the authors directly should you have queries.


# IC Design Research & Development in Institut Teknologi Bandung

**Prof. Trio Adiono, PhD**

**University Center of Excellence on Microelectronics  
Institut Teknologi Bandung**

Taiwan, 2 November, 2023





## Full Custom Design (Analog & Mixed Signal)

Schematic Design  
Design Simulation  
Floorplaning and Placement and Routing



## Semi Custom

Hardware Design Modeling  
Architecture Design  
RTL Design & Simulation



## System On Chip

Hardware & Software Co Design  
IP Design  
Integration of in-house IP, third party IP and foundry IP in SoC development



# Competency in Chip Design




- ASIC Front-End Design & Verification
  - Design Synthesis
  - Simulation (Functional, Gate and Full Timing)
  - Static Timing Analysis
- ASIC Back-End Design & Verification
  - Formal Verification
  - Static Timing Analysis
  - Floorplanning
  - Physical P&R
  - DRC/LVS
  - Parasitic Extraction
  - Crosstalk/IR Drop
- Design-For-Test
  - Memory, Functional BIST
  - SCAN Insertion/ ATPG
  - JTAG
- System Verification Planning
  - Verilog/SystemC
  - Directed Test and Assertion Based
- FPGA Prototyping
  - Design Synthesis and Optimization
  - In Circuit Verification


# RESEARCH & DEVELOPMENT






# Chip : Baseband Processor







# Real-time Prototype




# Mashed Network Wireless Communications








# Real-Time Performance Measurement (RED LED)






# Real-Time Under Water Communication




# NEAR FIELD COMMUNICATION



# NFC Chip Silicon Dies




Chip Bonding




Silicon Die

# Chip Testboard & CoB



Chip On Board (COB)





# NFC Communication







Foto mikroskopik dari *chip* osilator terkendali yang dimuat di atas *Circuit-on-Board*.





## Supervised Learning

### Low Latency YOLOv3-Tiny Accelerator for Low-Cost FPGA Using General Matrix Multiplication Principle

**TRIO ADIONO**<sup>1,2</sup>, (Member, IEEE), **ADIWENA PUTRA**<sup>1,2</sup>,  
**NANA SUTISNA**<sup>1,2</sup>, (Member, IEEE), **INFALL SYAFALNI**<sup>1,2</sup>, (Member, IEEE),  
**AND RAHMAT MULYAWAN**<sup>1,2</sup>, (Member, IEEE)

<sup>1</sup>Electrical Engineering Department, School of Electrical Engineering and Informatics, Institut Teknologi Bandung, Bandung, West Java 40116, Indonesia

<sup>2</sup>University Center of Excellence on Microelectronics, Institut Teknologi Bandung, Bandung, West Java 40132, Indonesia

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS

### Fast and Scalable Multicore YOLOv3-Tiny Accelerator Using Input Stationary Systolic Architecture

Trio Adiono<sup>1</sup>, Senior Member, IEEE, Rhesa Muhammad Ramadhan<sup>2</sup>, Student Member, IEEE,  
Nana Sutisna<sup>1</sup>, Member, IEEE, Infall Syafalni<sup>2</sup>, Member, IEEE, Rahmat Mulyawan<sup>2</sup>, Member, IEEE,  
and Chang-Hong Lin<sup>1</sup>, Member, IEEE

## Unsupervised Learning

### FARANE-Q: Fast Parallel and Pipeline Q-Learning Accelerator for Configurable Reinforcement Learning SoC

**NANA SUTISNA**<sup>1,2</sup>, (Member, IEEE), **ANDI M. RIYADHUS ILMY**<sup>1</sup>,  
**INFALL SYAFALNI**<sup>1,2</sup>, (Member, IEEE), **RAHMAT MULYAWAN**<sup>1,2</sup>, (Member, IEEE),  
**AND TRIO ADIONO**<sup>1,2</sup>, (Senior Member, IEEE)

<sup>1</sup>School of Electrical Engineering and Informatics, Institut Teknologi Bandung, Bandung, West Java 40132, Indonesia

<sup>2</sup>University Center of Excellence on Microelectronics, Institut Teknologi Bandung, Bandung, West Java 40132, Indonesia

## Security

### Efficient Homomorphic Encryption Accelerator With Integrated PRNG Using Low-Cost FPGA

Publisher: IEEE

[Cite This](#)

[PDF](#)


Infall Syafalni<sup>1</sup> ; Gilbert Jonatan ; Nana Sutisna<sup>1</sup> ; Rahmat Mulyawan<sup>1</sup>... [All Authors](#)






# Artificial Intelligence Chip

Lab IC Desain  
Pusat Mikroelektronika ITB







## Hardware: RISC-V Softcore to FARANE-Q Implementation



### 32-bit embedded processor graph usage



### 64-bit linux capable processor graph usage





# INDUSTRIAL COLLABORATION



# Energy Meter



Smart Energy Meter



DLMS Energy Meter Modem



# Internet Of Things (IoT)



Water Quality





# Medical : Smart Pump



Syringe Pump



Infusion Pump





# Medical : Cardio



Patient Monitor



# Medical : Spirometer



Direct contact with patients using temperature sensors, SPO2, and respiratory sensors (mouthpiece).



Android & IOS App

Control patient device functionality, record data to the cloud and real-time monitor measurement results.



# Awards

- LSI Design Contest, 2014, Japan, 1<sup>st</sup> Winner, "Smart Info Media (SIS) Award".
- 1<sup>st</sup> Award (SIS Award), 2009 LSI Design Contest, Okinawa
- 3th Award (Xilinx Award), 2009 LSI Design Contest, Okinawa
- Asia Pacific Information Technology Award (APICTA) 2008
- IEICE, Communication Society Award, 2008 LSI Design Contest, Okinawa
- Semiconductor Industry News Paper Award, 2008 LSI Design Contest, Okinawa
- The Best Feature Award, 2007 LSI Design Contest, Okinawa
- The Best Feature Award, 2006 LSI Design Contest, Okinawa





## Smart Industry Creative Center Focus on Industry 4.0

Artificial Intelligence, Internet of Things, Virtual Reality, 5G, and Big Data

### Urgency of Development:

1. Provision and management of clean laboratories for Industry 4.0 innovation products
2. Facilities for innovation research activities to produce industrial scale products

As part of Major Project National Perpres No.18/2020, start of construction in 2021-  
Center  
librac.id

Building Name	Number of Floors	Building Area (m2)
1st Building	13	18.099
2nd Building	12	12.038
3rd Building	11	8.815
4th Building	11	2.720
TOTAL		44.551
Building	Building Area (m2)	Status
1st & 2nd Building	6.027	Has been granted and received land certificate
3rd & 4th Building	3.873	Land grants in 2023 according to the progress of the 1st & 2nd



# ITB Innovation Park Bandung Teknopolis | Mapping Plan for Equipment Support and Industrial Innovation Research



## Building 2

Equipment Procurement Cost : USD 2.788.580



**11th Floor (930m2)**  
Computed Tomography



**7th Floor (675m2)**  
Defense & Security Technology



**4th Floor (675m2)**  
Coding School



**10th Floor (1130 m2)**  
EMC Testing, Battery Testing & Electric Components Bench Testing



**6 & 5 th (1350m2)**  
Incubator & Accelerator



**Ground Floor (150m2)**  
Dynotest Facilities

## Building 3

**9-10 Floor (1980m2)**  
Cyber Physical System Lab

**8th Floor (990 m2)**  
Digital Security & Forensics

**7 & 6th Floor (1930 m2)**  
Open Innovation Lab.



**4 & 5 Floor (1700 m2)**  
Anchor Industry.



**GF, 1 & 2 Floor (1700 m2)**  
Function Hall & Commercial Area

## Masterplan Design



## Building 1

Equipment Procurement Cost : USD 4.748.122



**11th Floor (1.465 m2)**  
Stem Cell & Eksosom Lab



**10th Floor (1.465 m2)**  
Transportation & Vehicle Lab



**8th Floor (1.456 m2)**  
Bioinformatics Lab



**6th Floor (1.456 m2)**  
PCB Tech & IC Design Center



**3 & 4th Floor (2.8108 m2)**  
Catalyst & Anchor Industry Research Center & Commercial Area



**12-13th Floor (2.565 m2)**  
Radar & Technopark Dormitory



**9th Floor (1.465 m2)**  
Smart City & Command Center



**7th Floor (1.456 m2)**  
AI Design Center & Tectonic Modelling



**5 & 4th Floor (2.856 m2)**  
Mini Wafer Fabrication



**GF & Public Outdoor Space (300 m2)**  
Charging Station

## Building 4



**10 & 11th Floor (900m2)**  
Co-Working Spaces



**9th Floor (600 m2)**  
Additive Manufacturing Lab



**4 & 5th Floor (1100 m2)**  
Incubator & Accelerator



**2 & 3rd Floor (1100 m2)**  
Commercial Area, Café & Lounge





# International University Networks

- Tokyo Institute of Technology, Japan
- Shibaura Institute of Technology, Japan
- Keio University, Japan
- University of Twente, Netherlands, SPIN Mobility Program
- NNTF (National Networked Tele Test Facility for Integrated System)-Australia
- University Sains Malaysia, Malaysia
- Kyushu Institute of Technology, Japan
- Kumoh National Institute of Technology, Korea
- Japan Advance Institute of Technology, JAIST
- Pukyong National University, Korea
- Eidenburg, UK
- National Taiwan University of Science and Technology
- Korea Advance Institute of Science and Technology

